High Speed 16 : 1 Mux Implementation

نویسنده

  • Robert Schwanke
چکیده

With today’s high-capacity systems, the need to reduce wide parallel busses to serial signals has become a vital necessity, particularly in test and measurement, telecommunications, data communications, satellite and military/aerospace applications. A parallel-to-serial (P/S) converter, often referred to as a Multiplexer (Mux) or serializer, can be used to convert an 8 or 16-bit wide parallel data bus, usually from an ASIC or FPGA, into a single, serial-bit signal. The serialized signal can then be transmitted across a densely packed PCB, over a chassis back plane, through a fiber optic cable or through free space via a satellite, microwave or free-space optics link.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Design of a Low Power and High Speed Comparator using MUX based Full Adder Cell for Mobile Communications

Corresponding Author: G. Ramana Murthy Lecturer, Multimedia University, Faculty of Engineering and Technology, Melaka, Malaysia Email: [email protected] Abstract: This paper presents an implementation of comparator (1-bit) circuit using a MUX-6T based adder cell. MUX-6T full adder cell is designed with a combination of multiplexing control input and Boolean identities. The proposed compa...

متن کامل

High Speed, Low Power, Area Efficient Mux-Add and Bec Based Implementation of Carry Select Adder

Adder being the basic hardware block of any arithmetic operation, the major constraint in the field of signal processors, data processors to perform any operations are highly dependent on the adder performance of the circuit. The gate level implementation of the carry select adder (CSLA) and modified carry select adder has significantly reduced the area and power consumption which replaced the ...

متن کامل

Efficient Design of Low Power ALU using PTL-GDI Logic Full Adder

In this paper, we proposed a low power 1-bit full adder (FA) with 10-transistors and this is used in the design ALU. 16-bit ALUs are designed and compared with the existing design. The proposed design consists of PTL-GDI adder and mux circuits. By using low power 1-bit full adder in the implementation of ALU, the power and area are greatly reduced to more than 50% compared to conventional desig...

متن کامل

A Novel Quantum-Dot Cellular Automata X-bit × 32-bit SRAM

Application of quantum-dot cellular automata (QCA) technology as an alternative to CMOS technology on the nanoscale has a promising future; QCA is an interesting technology for building memory. The proposed design and simulation of a new memory cell structure based on QCA with a minimum delay, area, and complexity is presented to implement a static random access memory (SRAM). This paper presen...

متن کامل

At-Speed Test Methods for LSSD and Mux Flip-Flop Designs – Best Practices

At-speed scan testing has become necessary to detect the growing population of timing defects in today’s nanometer-scale process. There are several at-speed delay test methods available in the industry to generate the delay patterns. Manufactures are continuing to look for ways to improve the effectiveness of at-speed delay test. The key is to create high quality, cost effective tests for these...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2007